




# Maharaja Institute of Technology Thandavapura

(Approved by AICTE, New Delhi and Affiliated to VTU, Belagavi)  
(Recognized by GoKand Certified by ISO 9001:2015 & ISO 21008:2018)

## Faculty Profile

DATE: 01-08-2023

<b>Name:</b>	GAGANA M S	
<b>Current Designation:</b>	Assistant Professor	
<b>Date of Current Designation</b>	01-02-2019	
<b>Department</b>	Electronics & Communication Engineering	
<b>University Faculty Reg. No</b>	4EKCS0012794	

### Qualification:

Degree	Year	College and University
M. Tech	2017	GSSSIETW MYSURU, VTU BELGAUM
B.E	2015	GOVERNMENT ENGINEERING COLLEGE, CHAMARAJANAGAR, VTU BELGAUM

Date of joining to the Institute: 19-04-2021

### Details of Positions Occupied:

Designation	Duration		Department
	From	To	
Assistant Professor	19-04-2021	till date	Electronics & Communication Engineering
Assistant Professor	01-02-2019	17-04-2021	Computer Science & Engineering

### Details of Publication:

No. of papers published in Inter-national Conference:

01

Number of International Journal:

02

Description of the paper and Reference
1. I published a paper based on "Rapid Entire Body Postural Analysis (REBA) with alert in Android for computer operators", in GSSSIETW (IJERT), Mysore, 2017.
2. I published a paper based on "Analysis and Assessment of Rapid Entire Body Posture For computer operators with alert in Android", in BGSIT (IJSR), Mandya, 2017.
3. I published a paper based on "Design of Body Postural Analysis with Alert in Android for computer operators" in IJCSBI (online publication), 2017."



# Maharaja Institute of Technology Thandavapura

(Approved by AICTE, New Delhi and Affiliated to VTU, Belagavi)

(Recognized by GoK and Certified by ISO 9001:2015 & ISO 21008:2018)

**No of National Workshops attended: 03**

Workshop Title	Venue	Date
1. FDP on “Personality Development for Teachers in HEI’s”	IOT Academy (online)	28/11/2022 to 02/12/2022
2. FDP on “Advanced technologies in wireless communication Networks”	GMRIT Rajam, AP (online)	02/08/2021 to 06/08/2021
3. FDP on “FPGA Implementation of Digital Design with Verilog HDL”	VVCE, Mysuru (online)	05/08/2020 to 07/08/2020

**Responsibilities taken in college level: 01**

Event	Positions	Year
• INSTITUTE INNOVATION COUNCIL (IIC)	MEMBER	2022

**Responsibilities taken in Department level: 02**

Committee	Positions	Duration	
		From	To
CLASS TEACHER	Class teacher	2022	Till date
Mentor	Mentor	2021	Till date



# Maharaja Institute of Technology Thandavapura

(Approved by AICTE, New Delhi and Affiliated to VTU, Belagavi)

(Recognized by GoK and Certified by ISO 9001:2015 & ISO 21008:2018)

## No of subjects taken for UG students:

Subject Title	Year	Semester and branch	No. of students attended	No. of students passed	Pass percentage
Micro controller	2020-21	4 <sup>th</sup> ECE	39	37	95%
Embedded systems lab	2020-21	6 <sup>th</sup> ECE	39	39	100%
Computer Organization and Architecture	2021-22	3 <sup>rd</sup> ECE	39	37	95%
Python application programming	2021-22	7 <sup>th</sup> ECE	39	36	92%
Computer networks lab	2022-23	7 <sup>th</sup> ECE	39	39	100%
Embedded systems Lab	2022-23	6 <sup>th</sup> ECE	38	38	100%

Personal Details: Ms. GAGANA M S

Permanent Address: #713 KUVEMPU ROAD

NEAR RING ROAD CIRCLE

HINKAL MYSURU

Date of Birth: 15/05/1994

Blood group: B -ve

Father's name: SHIVA KUMAR M D

Mother's name: PADMA H S

Nationality: Indian